A Self-Testing Platform with a Foreground Digital Calibration Technique for SAR ADCs
نویسندگان
چکیده
Yi-Hsiang Juan 1, Hong-Yi Huang 2, Shuenn-Yuh Lee 1, Shin-Chi Lai 3, Wen-Ho Juang 1 and Ching-Hsing Luo 1,* 1 The Department of Electrical Engineering, National Cheng Kung University, Tainan 701, Taiwan; [email protected] (Y.-H.J.); [email protected] (S.-Y.L.); [email protected] (W.-H.J.) 2 The Department of Electrical Engineering, National Taipei University, Taipei, 23741, Taiwan; [email protected] 3 The Department of Computer Science and Information Engineering, Nanhua University, Chiayi 62249, Taiwan; [email protected] * Correspondence: [email protected]; Tel.: +886-6-2757575-62375; Fax: +886-6-234-548
منابع مشابه
Techniques for Low - Power High - Performance ADCs
Analog-to-digital converters (ADCs) are essential building blocks in many electronic systems which require digital signal processing and storage of analog signals. Traditionally, ADCs are considered a power hungry circuit. This thesis investigates ADC design techniques to achieve high-performance with low power consumption. Two designs are demonst rated. The first design is a voltage scalable z...
متن کاملEfficient digital self-calibration of video-rate pipeline ADCs using white Gaussian noise
A digital-domain self-calibration technique for video-rate pipeline A/D converters based on a white Gaussian noise input signal is presented. The implementation of the proposed algorithm requires simple digital circuitv. An application design example of the self-calibration of a IZb. 40 MUS CMOSpipeline ADC is shown to illustrate that the overall linearity of the ADC can be highly improved usin...
متن کاملDesign for Testability That Reduces Linearity Testing Time of SAR ADCs
This brief paper describes design-for-testability (DFT) circuitry that reduces testing time and thus cost of testing DC linearity of SAR ADCs. We present here the basic concepts, an actual SAR ADC chip design employing the proposed DFT, as well as measurements that verify its effectiveness. Since the DFT circuit overhead is small, it is practicable. key words: SAR ADC, testing, DC linearity, de...
متن کاملIsscc 2017 / Session 16 / Gigahertz Data Converters / 16 . 4
Wireless communication systems and Ethernet networks call for moderateresolution GS/s energy-efficient ADCs. While previous work [1] shows that the multi-bit per cycle SAR ADC can achieve low power due to various hardware reduction techniques, there are still a few limitations that restrain this architecture. First, the pre-charge slows down the logic and the DAC settling, especially during the...
متن کاملCumulative Differential Nonlinearity Testing of ADCs
This paper proposes a cumulative DNL (CDNL) test methodology for the BIST of ADCs. It analyzes the histogram of the DNL of a predetermined k LSBs distance to determine the DNL and gain error. The advantage of this method over others is that the numbers of required code bins and required samples are significantly reduced. The simulation and measurements of a 12-bit ADC show that the proposed CDN...
متن کامل